Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
1b0062119887da734c600d091a65c037f5fafa7d
/
.
/
SVIncCompil
/
Testcases
/
Google
/
chapter-6
/
6.5--variable_redeclare.sv
blob: c50029a93b46a0b05dccf597c422975ee6d12d10 [
file
] [
log
] [
blame
]
/*
:name: variable_redeclare
:description: Variable redeclaration tests
:should_fail: 1
:tags: 6.5
*/
module
top
();
reg v
;
wire v
;
endmodule
