Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
1b0062119887da734c600d091a65c037f5fafa7d
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sat_prove_skip.ys
blob: ec18dd79a339f73fd32b15da543344f0406cc2da [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sat
-
prove
-
skip
1
-
seq
2
middle