Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
1b0062119887da734c600d091a65c037f5fafa7d
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sim_clock.ys
blob: 19f31d7a01cd688e5ef587bd284bb354dfe3d572 [
file
] [
log
] [
blame
]
read_verilog
-
sv
../
top
.
v
proc
tee
-
o result
.
log sim
-
clock x top
