Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
Surelog
/
24b1c6d5d1c71459ed0a09056e0f352c125383ac
/
.
/
src
/
Testcases
/
YosysTests
/
backends
/
scripts
/
write_smt2_anyseq.ys
blob: 477b78729c3c8442dcb5dbb529d1852709310c4a [
file
]
read_verilog
../
top
.
v
proc
setundef
-
anyseq
memory
write_smt2
-
mem smt2
.
smt2
write_verilog synth
.
v