Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
Surelog
/
24b1c6d5d1c71459ed0a09056e0f352c125383ac
/
.
/
src
/
Testcases
/
YosysTests
/
misc
/
scripts
/
design_as.ys
blob: ca2c32f9153f82e08cab27b5110fe789a2ade998 [
file
]
read_verilog
-
sv
../
top
.
v
proc
design
-
save first
tee
-
o result
.
log design
-
copy
-
from
first
-
as
top_2 top
tee
-
o result
.
log design
-
copy
-
to first
-
as
top_2 top