Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
Surelog
/
24b1c6d5d1c71459ed0a09056e0f352c125383ac
/
.
/
src
/
Testcases
/
YosysTests
/
misc
/
scripts
/
design_copy_to.ys
blob: 75f7d9a3e9bba964ff10d821eae6fe19ff9af089 [
file
]
read_verilog
-
sv
../
top
.
v
proc
design
-
save first
tee
-
o result
.
log design
-
copy
-
to first top