Sign in
◑
Theme
foss-fpga-tools
/
third_party
/
Surelog
/
24b1c6d5d1c71459ed0a09056e0f352c125383ac
/
.
/
src
/
Testcases
/
YosysTests
/
misc
/
scripts
/
splice_wires.ys
blob: b6bfc7fabd7539dd8dafca18726d886f56e6ddc6 [
file
]
read_verilog
../
top
.
v
synth
splice
-
wires
tee
-
o result
.
log
dump