Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
2b38692156ff2742b1c4c94d3b93df97f2145e0c
/
.
/
SVIncCompil
/
Testcases
/
Google
/
chapter-16
/
16.2--assume.sv
blob: cfc7b12d451e5ced69f2ff5109d0253ff03fd4e7 [
file
]
/*
:name: assume_test
:description: assume test
:should_fail: 0
:tags: 16.2
*/
module
top
(
input a
);
logic a
;
assume
(
a
!=
0
);
endmodule
