Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
2b38692156ff2742b1c4c94d3b93df97f2145e0c
/
.
/
SVIncCompil
/
Testcases
/
Google
/
chapter-6
/
6.5--variable_redeclare.sv
blob: 7d821fc6ffce53a3b063e89c7a67d6485c9a8986 [
file
]
/*
:name: variable_redeclare
:description: Variable redeclaration tests
:should_fail: 1
:tags: 6.5
:type: simulation
*/
module
top
();
reg v
;
wire v
;
endmodule
