Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
2b38692156ff2742b1c4c94d3b93df97f2145e0c
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
frontends
/
scripts
/
read_aiger_aig.ys
blob: 33b9e4121d53b51eac84dc89836a0cbd13e54f30 [
file
]
read_aiger
-
clk_name clk
-
module_name top
../
aiger
.
aiger
synth
-
top top
write_verilog synth
.
v