Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
2b38692156ff2742b1c4c94d3b93df97f2145e0c
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
rename_enumerate.ys
blob: 93a076649887fefc73fbcc64d434fd867327c23b [
file
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log rename
-
enumerate middle mid_module