Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
2b38692156ff2742b1c4c94d3b93df97f2145e0c
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sat_verify.ys
blob: b323e1b79b791717f0bcd441a6384b2f990272dc [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log sat
-
verify
-
ignore_unknown_cells
-
show x
,
y
-
set
x y
-
set
x
1
top
