Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
2b38692156ff2742b1c4c94d3b93df97f2145e0c
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
setundef_expose.ys
blob: ab991321c0555495fdca5689b44dcf7271de2aea [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log setundef
-
zero
-
expose
-
undriven
