Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
2b38692156ff2742b1c4c94d3b93df97f2145e0c
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
scripts
/
issue_00174.ys
blob: 3b230f782d2b0f11474c00f7b8503b5b96bfdf62 [
file
]
read_verilog
../
top
.
v
hierarchy
-
top top
write_verilog
-
noattr t1
.
v
proc
opt
-
full
techmap
abc
-
lut
6
synth
-
top top
write_verilog synth
.
v