Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
36edd2bd845c2e56e36b75d2696ae7a98914e2a8
/
.
/
SVIncCompil
/
Testcases
/
Google
/
chapter-6
/
6.10--implicit_port.sv
blob: 2e96ed454cd90a61d03ab86e6345dbe17758c638 [
file
] [
log
] [
blame
]
/*
:name: implicit_port
:description: implicit port signal tests
:should_fail: 0
:tags: 6.10
*/
module
top
(
input
[
3
:
0
]
a
,
input
[
3
:
0
]
b
);
wire
[
3
:
0
]
c
;
assign c
=
a
|
b
;
endmodule
