Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
36edd2bd845c2e56e36b75d2696ae7a98914e2a8
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
rename_src.ys
blob: 7ce0dcf519fb3ac92e6b706a08fc06b3ffb91531 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
tee
-
o result
.
log rename
-
src middle mid_module
