Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3bd807332912f05615e8d8aeda81caef103cc2c6
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
scripts
/
issue_00186.ys
blob: ad626fbe2b58345e4343479480541f2741d81e79 [
file
]
read_verilog
-
DTEST_1
../
top
.
v
hierarchy
-
top top
proc
memory
opt
-
full
techmap
write_verilog
-
noattr synth
.
v
