Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3f4e38faba84ce292e5f05601b70dd598f686411
/
.
/
SVIncCompil
/
Testcases
/
Icarus
/
ivltests
/
pr509.v
blob: 7c9f52aba2da49521ce4c437760d3e5dba933692 [
file
] [
log
] [
blame
]
/*
* Make sure the degenerate case that a wire is linked to itself
* is handled properly.
*/
module
example
;
wire w
;
assign w
=
w
;
initial $display
(
"PASSED"
);
endmodule