blob: 4c3c8b6ef8f21999a53c7435424473cc3f9ede53 [file] [log] [blame]
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2008 by Wilson Snyder.
module t (/*AUTOARG*/);
// See also t_preproc_kwd.v
integer bit; initial bit = 1;
initial begin
$write("*-* All Finished *-*\n");
$finish;
end
endmodule