Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3f4e38faba84ce292e5f05601b70dd598f686411
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
backends
/
write_firrtl_pow
/
top.v
blob: fafc7fd3689c4ec624d72304eaf6e963ef8222eb [
file
] [
log
] [
blame
]
module
top
(
input x
,
input y
,
input cin
,
output A
,
output cout
);
`ifndef BUG
wire pow,p,n;
assign pow = 2 ** y;
assign p = +x;
assign n = -x;
assign A = cin * x;
`
else
assign
{
cout
,
A
}
=
cin
-
y
*
x
;
`endif
endmodule