blob: b2414aa43a6108eb808e946bf961b6ecd5cfae9b [file] [log] [blame]
read -formal ../top.v
read -incdir ../include_dir
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v