blob: 49ee430118c6deb9686233fe0d28b149f1062eff [file] [log] [blame]
read -sv ../top.v
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v