blob: e80bc9dcf8dc8e2e6163c5454ffb478698593f89 [file] [log] [blame]
read -vhdl87 ../top.vhd
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v