blob: f0ec99955985a9fe799add2bd8688bbdbb65b783 [file] [log] [blame]
read_verilog -sv ../top2.v
design -reset
read_verilog -sv ../top.v
proc
write_verilog synth.v