Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3f4e38faba84ce292e5f05601b70dd598f686411
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
test_cell_muxdiv.ys
blob: 13b110401d78265fbcb7350f32593adb0afe1899 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
synth
-
top top
tee
-
o result
.
log test_cell
-
muxdiv $add
