Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3f4e38faba84ce292e5f05601b70dd598f686411
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
scripts
/
issue_00111.ys
blob: 5aab8b2d570cf37046f04c380433f247e70d7d77 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
synth
-
top top
splitnets
-
ports
hierarchy
-
check
design
-
reset
read_verilog
../
top
.
v
synth
-
top top
write_verilog synth
.
v
