Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3f4e38faba84ce292e5f05601b70dd598f686411
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
scripts
/
issue_00300.ys
blob: 0f03c44608215c012b8a38fd0a28d0177dfe3dd5 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
opt
stat
dump
write_ilang foo
.
ilang
memory_collect
stat
dump
t
:
$mem
design
-
reset
read_ilang foo
.
ilang
stat
memory_collect
dump
t
:
$mem
write_verilog synth
.
v
