blob: 331e1c36b99dfe1a10ad6c0be654e5712c085ae7 [file] [log] [blame]
read -formal ../top_assert.v
prep -top mcve
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v