Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3f4e38faba84ce292e5f05601b70dd598f686411
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
extract_cell_attr.ys
blob: e1e10051f4a581bd6b27feb9811fafb25294f8b3 [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
extract
-
map
../
top
.
v
-
cell_attr attr
design
-
reset
read_verilog
../
top
.
v
proc
write_verilog synth
.
v
