blob: 1f4577422337b1f7ca8b4580a86bef6e3ca405f2 [file] [log] [blame]
read_verilog ../top.v
extract -map ../top.v
design -reset
read_verilog ../top.v
proc
write_verilog synth.v