blob: 86858675ca344c65609fc585bf808369bf6fc5fc [file] [log] [blame]
read_verilog ../top.v
extract -map ../top.v -nodefaultswaps
design -reset
read_verilog ../top.v
proc
write_verilog synth.v