Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
3f4e38faba84ce292e5f05601b70dd598f686411
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
simple
/
scripts
/
half_adder.ys
blob: 9bff1999fe4ff97a3e0af0a3bdff949106f327fb [
file
] [
log
] [
blame
]
read_verilog
../
top
.
v
proc
synth
-
top top
extract_fa
-
ha
-
v
tee
-
o result
.
log
dump
synth
-
top top
write_verilog synth
.
v
