blob: 26f3cc9bbcebfdb864df8450f4fe1aad9a774d45 [file] [log] [blame]
read_verilog ../top.v
proc
memory_memx
tee -o result.log dump
design -reset
read_verilog ../top.v
synth -top top
write_verilog synth.v