blob: 5aac05c55d08e8245bb3cecf8a58dd781eed6467 [file] [log] [blame]
read_verilog ../top.v
shregmap -params -match 2:2
design -reset
read_verilog ../top.v
write_verilog synth.v