Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
4a79a47b7dd03dd4b2776ee40322b0149935d234
/
.
/
src
/
Testcases
/
Google
/
chapter-10
/
10.3.1--net-decl-assignment.sv
blob: 4c7ed0d83bb3b30dfb18887c0a8fefb27a77976d [
file
] [
log
] [
blame
]
/*
:name: net_decl_assignment
:description: net declaration assignment test
:should_fail: 0
:tags: 10.3.1
*/
module
top
(
input a
,
input b
);
wire w
=
a
&
b
;
endmodule