src/Testcases/SimpleClass2/SimpleClass2.log

********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ./slpp_all/surelog.log.

[WARNI:PA0205] top.v:8 No timescale set for "p1".

[WARNI:PA0205] top.v:26 No timescale set for "p3".

[WARNI:PA0205] top.v:31 No timescale set for "p2".

[INFO :CP0300] Compilation...

[INFO :CP0301] top.v:8 Compile package "p1".

[INFO :CP0301] top.v:26 Compile package "p3".

[INFO :CP0301] top.v:31 Compile package "p2".

[INFO :CP0302] top.v:10 Compile class "p1::c1".

[INFO :CP0302] top.v:35 Compile class "p2::c2".

[INFO :CP0302] top.v:27 Compile class "p3::c33".

[INFO :CP0302] /home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv:4 Compile class "work@mailbox".

[INFO :CP0302] /home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv:33 Compile class "work@process".

[INFO :CP0302] /home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv:58 Compile class "work@semaphore".

[INFO :CP0302] top.v:2 Compile class "work@uvm_pool".

[INFO :EL0526] Design Elaboration...

Instance tree:

[NOTE :EL0508] Nb Top level modules: 0.

[NOTE :EL0509] Max instance depth: 0.

[NOTE :EL0510] Nb instances: 0.

[NOTE :EL0511] Nb leaf instances: 0.

[ERROR:CP0332] top.v:44 Function "addq" is not defined for variable "id_actions" of type work@uvm_pool,
               top.v:2 type definition.

[ERROR:CP0332] top.v:46 Function "len1" is not defined for variable "super.toto" of type string,
               top.v:11 type definition.

[  FATAL] : 0
[  ERROR] : 2
[WARNING] : 3
[   NOTE] : 4

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

0.64user 0.01system 0:00.66elapsed 98%CPU (0avgtext+0avgdata 39992maxresident)k
8inputs+88outputs (0major+12581minor)pagefaults 0swaps
sh: 2: -mt: not found