blob: 388dec6181e6c5e9603c74eca38a72a91211fa63 [file] [log] [blame]
********************************************
* SURELOG System Verilog Compiler/Linter *
********************************************
[INFO :CM0023] Creating log file ./slpp_all/surelog.log.
[WARNI:CM0010] Command line argument "-bad" ignored.
[NOTE :CM0009] Command line argument "+libreorder" ignored.
[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/src/dist/surelog/bin/../sv/builtin.sv".
[INFO :PP0122] Preprocessing source file "top.v".
[INFO :PP0122] Preprocessing source file "/home/alain/Surelog/src/Testcases/SimpleCmdLineTest/cell.v".
[ FATAL] : 0
[ ERROR] : 0
[WARNING] : 1
[ NOTE] : 1
********************************************
* End SURELOG SVerilog Compiler/Linter *
********************************************
0.14user 0.01system 0:00.16elapsed 96%CPU (0avgtext+0avgdata 40108maxresident)k
48inputs+32outputs (0major+9627minor)pagefaults 0swaps
sh: 2: -mt: not found