src/Testcases/YosysOldTests/sasc/YosysOldSasc_diff.log

********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ./slpp_unit/surelog.log.

[INFO :CM0024] Executing with 4 threads.

[INFO :CM0020] Separate compilation-unit mode is on.

[ERROR:PP0101] rtl/sasc_brg.v:66 Cannot open include file "timescale.v".

[ERROR:PP0101] rtl/sasc_fifo4.v:60 Cannot open include file "timescale.v".

[ERROR:PP0101] rtl/sasc_top.v:62 Cannot open include file "timescale.v".

[WARNI:PA0205] cache/synth.v:1 No timescale set for "sasc_fifo4".

[WARNI:PA0205] cache/synth.v:282 No timescale set for "sasc_top".

[WARNI:PA0205] rtl/sasc_brg.v:87 No timescale set for "sasc_brg".

[INFO :CP0300] Compilation...

[INFO :CP0303] cache/synth.v:282 Compile module "work@sasc_top".

[INFO :CP0303] rtl/sasc_brg.v:87 Compile module "work@sasc_brg".

[INFO :CP0303] cache/synth.v:1 Compile module "work@sasc_fifo4".

[NOTE :CP0309] cache/synth.v:1 Implicit port type (wire) for "dout",
there are 2 more instances of this message.

[NOTE :CP0309] cache/synth.v:282 Implicit port type (wire) for "dout_o",
there are 2 more instances of this message.

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] cache/synth.v:282 Top level module "work@sasc_top".

[NOTE :EL0503] rtl/sasc_brg.v:87 Top level module "work@sasc_brg".

[NOTE :EL0504] Multiple top level modules in design.

[NOTE :EL0508] Nb Top level modules: 2.

[NOTE :EL0509] Max instance depth: 2.

[NOTE :EL0510] Nb instances: 4.

[NOTE :EL0511] Nb leaf instances: 3.

[  FATAL] : 0
[  ERROR] : 3
[WARNING] : 3
[   NOTE] : 9

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

5.72user 0.10system 0:02.40elapsed 242%CPU (0avgtext+0avgdata 66120maxresident)k
96inputs+152outputs (0major+15791minor)pagefaults 0swaps
sh: 2: -mt: not found