Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
4a79a47b7dd03dd4b2776ee40322b0149935d234
/
.
/
src
/
Testcases
/
YosysTests
/
regression
/
issue_00862
/
top.v
blob: 60063f2136205bfd20c904798362bf81b9b0e30e [
file
] [
log
] [
blame
]
module
test
(
input wire A
);
localparam TEST
=
1
;
always_comb
begin
case
(
A
)
TEST
:
assert
(
1
);
endcase
end
endmodule
