Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
4a79a47b7dd03dd4b2776ee40322b0149935d234
/
.
/
src
/
Testcases
/
YosysTests
/
regression
/
issue_01022
/
top.v
blob: a62d5842e3199c673f185496137f366a77e8990c [
file
] [
log
] [
blame
]
module
test
(
output logic
[
31
:
0
]
b
);
assign b
=
'1;
endmodule