Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
4e2abbf559b85d1c0b1dffd013a27b4b8c78dd2c
/
.
/
src
/
Testcases
/
Yosys
/
errors
/
syntax_err09.v
blob: 1e472eb94ae9d0283aecd18824b50d5e458ea338 [
file
] [
log
] [
blame
]
module
a
(
input wire x
=
1
'b0);
endmodule
