Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
4e2abbf559b85d1c0b1dffd013a27b4b8c78dd2c
/
.
/
src
/
Testcases
/
YosysTests
/
regression
/
issue_00067
/
top_fault.v
blob: a601b7c4017beb5b84745244f34b1fc4c14b9823 [
file
] [
log
] [
blame
]
module
top
(
input en
,
output reg y
);
always
@*
y
=
en
&
!
y
;
endmodule
