Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
4e2abbf559b85d1c0b1dffd013a27b4b8c78dd2c
/
.
/
src
/
Testcases
/
YosysTests
/
regression
/
issue_00349
/
top.v
blob: 921fa367a17055e0e2b07c73f45263bd6199258b [
file
] [
log
] [
blame
]
module
top
(
input wire x
,
input wire y
,
output reg z
);
always
@*
z
<=
x
~&
y
;
endmodule
