SVIncCompil/Testcases/YosysBigSim/verilog-pong/sim/settings.sh

YOSYS_COARSE=true
TOP="top"
RTL="data.v debounce.v pong_graph.v text_graph.v top.v vga_sync.v"
SIM="bench.v"