Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
519b1847423fc48f833e6131c5a07d08e35c39a3
/
.
/
src
/
Testcases
/
Icarus
/
ivltests
/
consttern.v
blob: bb62b8e2855dc5256301b6c14af7c8176c04b00a [
file
]
module
rega
(
A
);
input A
;
endmodule
module
test
(
A
);
input A
;
rega a
(.
A
(
A
[(
5
>
4
?
0
:
1
)
:
0
]));
rega b
(.
A
(
A
[(
4
<
5
?
0
:
1
)
:
0
]));
initial $display
(
"PASSED"
);
endmodule