Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
5d8813c36fc3561ecb4c6ab9a579c7fbcb8e2d87
/
.
/
SVIncCompil
/
Testcases
/
YosysTestSuite
/
lut
/
map_xor.v
blob: 708a05789a3363e98fdb271c9e160da35715cbca [
file
] [
log
] [
blame
]
module
top
(...);
input a
,
b
;
output y
;
assign y
=
a
^
b
;
endmodule