Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
5d8813c36fc3561ecb4c6ab9a579c7fbcb8e2d87
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
regression
/
issue_00088
/
top.v
blob: 7409cbf2311766e6ce375059ef18d169a850db31 [
file
] [
log
] [
blame
]
parameter X
=
2
;
module
top
(
b
,
c
);
input b
;
output c
;
parameter Y
=
3
;
assign c
=
b
;
endmodule