Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
5fc392ff83ea0acf652bc53330a76f269601c5b5
/
.
/
SVIncCompil
/
Testcases
/
Google
/
chapter-16
/
16.12--property-disj.sv
blob: 32d4cab8c901d15eb6f3971cd964c78f73ff1800 [
file
]
/*
:name: property_disj_test
:description: property || test
:should_fail: 0
:tags: 16.12
*/
module
top
();
logic clk
;
logic a
;
logic b
;
assert
property
(
@(
posedge clk
)
a
||
b
);
endmodule