Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
5fc392ff83ea0acf652bc53330a76f269601c5b5
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
misc
/
scripts
/
sim_vcd.ys
blob: 35e8380b389906225804e4160ca0f55d7d8c31d8 [
file
]
read_verilog
-
sv
../
top
.
v
proc
tee
-
o result
.
log sim
-
vcd vcd
.
vcd top
