Sign in
foss-fpga-tools
/
third_party
/
Surelog
/
6974ffc5ed0bd5daee67697a11331c4ec2ca9f1e
/
.
/
SVIncCompil
/
Testcases
/
YosysTests
/
verific
/
opers
/
sel_mux.sv
blob: ea8bb4c71bdeb552accf1e8901de1d132be51e89 [
file
]
module
top
(
input
[
2
:
0
]
s
,
input
[
5
:
0
]
a
,
output y
);
assign y
=
a
[
s
];
endmodule
